Amanote Research
Register
Sign In
Double-Tree Scan: A Novel Low-Power Scan-Path Architecture
doi 10.1109/test.2003.1270872
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
B.B. Bhattacharya
S.C. Seth
Publisher
IEEE
Related search
A Novel Scan Architecture for Power-Efficient, Rapid Test
IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
Computer Science Applications
Computer Graphics
Computer-Aided Design
Software
Flip-Flop Chaining Architecture for Power-Efficient Scan During Test Application
Process-Variation Robust and Low-Power Zero-Skew Buffered Clock-Tree Synthesis Using Projected Scan-Line Sampling
Novel Approach to Reduce Power Droop During Scan-Based Logic BIST
Power Reduction in Test-Per-Scan BIST With Supply Gating and Efficient Scan Partitioning
Implications of Emerging 3D GPU Architecture on the Scan Primitive
SIGMOD Record
Information Systems
Software
Journal Scan
Medical Journal Armed Forces India
Medicine
P121 to Scan or Not to Scan …again
Journal Scan
Medical Journal Armed Forces India
Medicine
