A Low-Power Multiplying DLL for Low-Jitter Multigigahertz Clock Generation in Highly Integrated Digital Chips

IEEE Journal of Solid-State Circuits - United States
doi 10.1109/jssc.2002.804340
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Implementation of Low Power Test Pattern Generator for Digital Integrated Circuits

International Journal of Hybrid Information Technology
Computer Science
2016English

Low-Power Clock Tree Synthesis for 3d-ICs

ACM Transactions on Design Automation of Electronic Systems
Computer Science ApplicationsElectronic EngineeringComputer GraphicsElectricalComputer-Aided Design
2017English

Low-Jitter 0.1-To-5.8 GHz Clock Synthesizer for Area-Efficient Per-Port Integration

Journal of Electrical and Computer Engineering
Electronic EngineeringSignal ProcessingElectricalComputer Science
2013English

Integrated Photonics for Low-Power Packet Networking

IEEE Journal of Selected Topics in Quantum Electronics
ElectricalElectronic EngineeringOpticsAtomicMolecular Physics,
2011English

Fully Integrated Low-Power SiGe Power Amplifier for Biomedical Applications

IET Microwaves, Antennas and Propagation
Electronic EngineeringElectrical
2011English

Transition Time Bounded Low-Power Clock Tree Construction

English

Low Power Low Jitter 0.18 CMOS Ring VCO Design With Strategy Based on EKV3.0 Model

International Journal of Advanced Computer Science and Applications
Computer Science
2017English

Policy Options for Low‐Carbon Power Generation in China

IEA Energy Papers
2012English

Low G-Sensitive Quartz Resonators, and Low-Power Clock Utilizing the Resonators

1999English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy