An Unmatched Source Synchronous I/O Link for Jitter Reduction in a Multi-Phase Clock System

IEICE Electronics Express - Japan
doi 10.1587/elex.7.797
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)