An Unmatched Source Synchronous I/O Link for Jitter Reduction in a Multi-Phase Clock System

IEICE Electronics Express - Japan
doi 10.1587/elex.7.797
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Related search

Receiver Jitter Tracking Characteristics in High-Speed Source Synchronous Links

Journal of Electrical and Computer Engineering
Electronic EngineeringSignal ProcessingElectricalComputer Science
2011English

Phase Error Reduction Method for Free-Run QZSS Clock

2007 IEEE International Frequency Control Symposium Joint with the 21st European Frequency and Time Forum
2007English

Reduction of Zero Sequence Components in Three-Phase Transformerless Multiterminal DC Link Based on Voltage Source Converters

Renewable Energy and Power Quality Journal
Electronic EngineeringEnergy EngineeringRenewable EnergySustainabilityElectricalPower Technologythe Environment
2013English

Parallel I/O in Bulk-Synchronous Parallel ML

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2004English

A Multi-Channel Cooling System for Multiple Heat Source

Thermal Science
Renewable Energythe EnvironmentSustainability
2016English

Clock Jitter Effect on Switched-Capacitor Filter Design

Fluctuation and Noise Letters
MathematicsAstronomyPhysics
2006English

Clock Tree Optimization in Synchronous CMOS Digital Circuits for Substrate Noise Reduction Using Folding of Supply Current Transients

Proceedings - Design Automation Conference
ControlSystems EngineeringElectronic EngineeringSimulationHardwareComputer Science ApplicationsElectricalArchitectureModeling
2002English

Efficiency Optimization for Phase Controlled Multi-Source Microwave Oven

International Journal of Applied Electromagnetics and Mechanics
Mechanics of MaterialsElectronic EngineeringCondensed Matter PhysicsMechanical EngineeringOpticalElectricalMagnetic MaterialsElectronic
2014English

Jitter Transfer and Jitter Tolerance Analysis of Bang-Bang Clock and Data Recovery Circuits

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy