Synchronized Interconnected ADPLLs for Distributed Clock Generation in 65 Nm CMOS Technology

IEEE Transactions on Circuits and Systems II: Express Briefs - United States
doi 10.1109/tcsii.2019.2932029
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

High-Voltage Circuits for Power Management on 65 Nm CMOS

Advances in Radio Science
2015English

Erratum To: Folded Down-Conversion Mixer for a 60 GHz Receiver Architecture in 65-Nm CMOS Technology

Frontiers of Information Technology and Electronic Engineering
Electronic EngineeringSignal ProcessingComputer NetworksHardwareCommunicationsElectricalArchitecture
2015English

Multiplexed Oversampling Digitizer in 65 Nm CMOS for Column-Parallel CCD Readout

2011English

Characterization and Verification Environment for the RD53A Pixel Readout Chip in 65 Nm CMOS

2018English

Design of a Very Low-Power, Low-Cost 60 GHz Receiver Front-End Implemented in 65 Nm CMOS Technology

International Journal of Microwave and Wireless Technologies
Electronic EngineeringElectrical
2011English

40 Gop/S/Mm2 Fixed-Point Operators for Brain Computer Interface in 65 Nm CMOS

2018English

An X-Band Bi-Directional Transmit/Receive Module for a Phased Array System in 65-Nm CMOS

Sensors
InstrumentationInformation SystemsElectronic EngineeringBiochemistryAnalytical ChemistryMolecular Physics,ElectricalAtomicMedicineOptics
2018English

Class J Power Amplifier for 5G Applications in 28 Nm CMOS FD-SOI Technology

Journal of Integrated Circuits and Systems
Electronic EngineeringElectrical
2018English

A Reconfigurable Distributed Architecture for Clock Generation in Large Many-Core SoC

2014English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy