Amanote Research
Register
Sign In
40 Gop/S/Mm2 Fixed-Point Operators for Brain Computer Interface in 65 Nm CMOS
doi 10.1109/iscas.2018.8351028
Full Text
Open PDF
Abstract
Available in
full text
Date
May 1, 2018
Authors
Erwan Libessart
Matthieu Arzel
Cyril Lahuec
Francesco Andriulli
Publisher
IEEE
Related search
A 40-Gb/S Quarter-Rate SerDes Transmitter and Receiver Chipset in 65-Nm CMOS
IEEE Journal of Solid-State Circuits
Electronic Engineering
Electrical
A 2.78 Mm2 65 Nm CMOS Gigabit MIMO Iterative Detection and Decoding Receiver
High-Voltage Circuits for Power Management on 65 Nm CMOS
Advances in Radio Science
Multiplexed Oversampling Digitizer in 65 Nm CMOS for Column-Parallel CCD Readout
Synchronized Interconnected ADPLLs for Distributed Clock Generation in 65 Nm CMOS Technology
IEEE Transactions on Circuits and Systems II: Express Briefs
Electronic Engineering
Electrical
40-Gb/S 2:1 Multiplexer and 1:2 Demultiplexer in 120-Nm Standard CMOS
IEEE Journal of Solid-State Circuits
Electronic Engineering
Electrical
Characterization and Verification Environment for the RD53A Pixel Readout Chip in 65 Nm CMOS
Some Random Fixed Point Theorems for Condensing Operators
Proceedings of the American Mathematical Society
Mathematics
Applied Mathematics
Bio-Amplifier for Brain Computer Interface
Acta Electrotechnica et Informatica
