Multiplexed Oversampling Digitizer in 65 Nm CMOS for Column-Parallel CCD Readout

doi 10.1109/nssmic.2011.6154344
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

Characterization and Verification Environment for the RD53A Pixel Readout Chip in 65 Nm CMOS

2018English

High-Voltage Circuits for Power Management on 65 Nm CMOS

Advances in Radio Science
2015English

Synchronized Interconnected ADPLLs for Distributed Clock Generation in 65 Nm CMOS Technology

IEEE Transactions on Circuits and Systems II: Express Briefs
Electronic EngineeringElectrical
2019English

40 Gop/S/Mm2 Fixed-Point Operators for Brain Computer Interface in 65 Nm CMOS

2018English

An X-Band Bi-Directional Transmit/Receive Module for a Phased Array System in 65-Nm CMOS

Sensors
InstrumentationInformation SystemsElectronic EngineeringBiochemistryAnalytical ChemistryMolecular Physics,ElectricalAtomicMedicineOptics
2018English

Erratum To: Folded Down-Conversion Mixer for a 60 GHz Receiver Architecture in 65-Nm CMOS Technology

Frontiers of Information Technology and Electronic Engineering
Electronic EngineeringSignal ProcessingComputer NetworksHardwareCommunicationsElectricalArchitecture
2015English

A 40-Gb/S Quarter-Rate SerDes Transmitter and Receiver Chipset in 65-Nm CMOS

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
2017English

A 2.78 Mm2 65 Nm CMOS Gigabit MIMO Iterative Detection and Decoding Receiver

2012English

A CMOS Image Sensor Using Column-Parallel Forward Noise-Canceling Circuitry

2013English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy