On VHDL Synthesis of Self-Checking Two-Level Combinational Circuits

Facta universitatis - series: Electronics and Energetics
doi 10.2298/fuee0401069s
Full Text
Abstract

Available in full text

Date
Authors
Publisher

National Library of Serbia

Related search

Versatile High-Level Synthesis of Self-Checking Datapaths Using an On-Line Testability Metric

English

On the Use of Evolutionary Programming for Combinational Logic Circuits Design

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2014English

IDDQDetectable Bridges in Combinational CMOS Circuits

VLSI Design
Electronic EngineeringComputer GraphicsHardwareElectricalArchitectureComputer-Aided Design
1997English

Statistical Delay Estimation in Digital Circuits Using VHDL

Tehnika
2014English

Circuit of the Functional Control for Combinational Circuits Based on R-Code

Problems of advanced micro- and nanoelectronic systems development
2018English

Scheduling Blocks of Hierarchical Compiled Simulation of Combinational Circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
1991English

Fourier Analysis-Based Automatic Test Pattern Generation for Combinational Circuits

2015English

Combinational Equivalence Checking Using Incremental SAT Solving, Output Ordering, and Resets

2007English

Controllable Self-Checking Checkers for Conditional Concurrent Checking

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
1995English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy