IDDQDetectable Bridges in Combinational CMOS Circuits

VLSI Design - United States
doi 10.1155/1997/93809
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Hindawi Limited

Related search

Charge Recycling in Power-Gated CMOS Circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
2008English

Leakage Current in Deep-Submicron Cmos Circuits

Journal of Circuits, Systems and Computers
HardwareElectronic EngineeringElectricalArchitecture
2002English

Fourier Analysis-Based Automatic Test Pattern Generation for Combinational Circuits

2015English

Scheduling Blocks of Hierarchical Compiled Simulation of Combinational Circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
1991English

Translinear Signal Processing Circuits in Standard CMOS FPAA

2009English

On the Use of Evolutionary Programming for Combinational Logic Circuits Design

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2014English

On VHDL Synthesis of Self-Checking Two-Level Combinational Circuits

Facta universitatis - series: Electronics and Energetics
2004English

Investigation of Intermittent Resistive Faults in Digital CMOS Circuits

Journal of Circuits, Systems and Computers
HardwareElectronic EngineeringElectricalArchitecture
2015English

My-Box Representation for Faulty CMOS Circuits

IEE Proceedings G Circuits, Devices and Systems
1990English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy