Design and Analysis of Majority Logic Based Approximate Adders and Multipliers

IEEE Transactions on Emerging Topics in Computing - United States
doi 10.1109/tetc.2019.2929100
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Design and Performance Analysis of Various Adders and Multipliers Using GDI Technique

International Journal of VLSI Design & Communication Systems
2015English

Weak Approximate Identities and Multipliers

Studia Mathematica
Mathematics
1982English

Performance Analysis of Different Multipliers Using Square Root Carry Select Adders

IOSR journal of VLSI and Signal Processing
2014English

Approximate Compressors Based Inexact Vedic Dadda Multipliers

HELIX
2018English

Majority Logic Synthesis

2018English

Low-Power High-Speed Threshold Logic and Its Application to the Design of Novel Carry Lookahead Adders

2001English

Two Operand Binary Adders With Threshold Logic

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
1999English

Applicability of Approximate Multipliers in Hardware Neural Networks

Neurocomputing
Computer Science ApplicationsArtificial IntelligenceCognitive Neuroscience
2012English

Design and Implementation of Parallel Prefix Adders Using FPGAs

IOSR Journal of Electronics and Communication Engineering
2013English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy