Low-Power High-Speed Threshold Logic and Its Application to the Design of Novel Carry Lookahead Adders

doi 10.1117/12.449155
Full Text
Abstract

Available in full text

Date
Authors
Publisher

SPIE

Related search

FPGA Implementation of a High Speed Multiplier Employing Carry Lookahead Adders in Reduction Phase

International Journal of Computer Applications
2015English

Comparative Analysis of High Speed Carry Skip Adders

International Journal of Engineering and Technology(UAE)
ArchitectureHardwareEngineeringChemical EngineeringBiotechnologyEnvironmental EngineeringComputer Science
2018English

Low Power High Speed SQRT Carry Select Adder

IOSR journal of VLSI and Signal Processing
2012English

Limited Switch Dynamic Logic Circuits for High-Speed Low-Power Circuit Design

IBM Journal of Research and Development
Computer Science
2006English

Two Operand Binary Adders With Threshold Logic

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
1999English

Evaluation of High Speed and Low Memory Parallel Prefix Adders

IOSR Journal of Electrical and Electronics Engineering
2013English

Study of Design and Analysis of Low-Power 10-Transistor Full Adders Using Novel XOR–XNOR Gates

IOSR journal of VLSI and Signal Processing
2014English

Design of Low Power High Performance 32 Bit Alu Using Different Adders in 45nm Technology

International Journal of Advance Engineering and Research Development
2017English

Design Issues in Low-Voltage High-Speed Current-Mode Logic Buffers

2003English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy