Design and Performance Analysis of Various Adders and Multipliers Using GDI Technique

International Journal of VLSI Design & Communication Systems
doi 10.5121/vlsic.2015.6504
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Academy and Industry Research Collaboration Center (AIRCC)

Related search

Performance Analysis of Different Multipliers Using Square Root Carry Select Adders

IOSR journal of VLSI and Signal Processing
2014English

Design and Analysis of Majority Logic Based Approximate Adders and Multipliers

IEEE Transactions on Emerging Topics in Computing
Computer Science ApplicationsInformation SystemsComputer ScienceHuman-Computer Interaction
2019English

Design and Implementation of Power and Area Efficient 3-Bit Flash ADC Using GDI Technique

International Journal of Computer Applications
2018English

Design and Implementation of Parallel Prefix Adders Using FPGAs

IOSR Journal of Electronics and Communication Engineering
2013English

Low Power-Area Design of Full Adder Using Self Resetting Logic With GDI Technique

SSRN Electronic Journal
2016English

Design of Parallel Prefix Adders Using FPGAs

IOSR journal of VLSI and Signal Processing
2014English

Novel Design of Reversible MUX and DEMUX Using GDI Techinque

International Journal of Advances in Applied Sciences
2015English

Design and Implementation of Kogge Stone Adder Using CMOS and GDI Design: VLSI Based

International Journal of Engineering and Advanced Technology
EngineeringComputer Science ApplicationsEnvironmental Engineering
2019English

Study of Design and Analysis of Low-Power 10-Transistor Full Adders Using Novel XOR–XNOR Gates

IOSR journal of VLSI and Signal Processing
2014English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy