Computer-Aided Modeling and Evaluation of Reconfigurable VLSI Processor Arrays With VHDL

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - United States
doi 10.1109/43.124397
Full Text
Abstract

Available in full text

Date
Authors

Unknown

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Computer-Aided Design of Fault-Tolerant VLSI Systems

IEEE Design & Test of Computers
1996English

Computer-Aided Design of Fuzzy Systems Based on Generic VHDL Specifications

IEEE Transactions on Fuzzy Systems
ControlSystems EngineeringApplied MathematicsMathematicsComputational TheoryArtificial Intelligence
1996English

Using a CSP Based Programming Model for Reconfigurable Processor Arrays

2008English

VLSI Array Processor

1982English

VHDL Implementation of GCD Processor With Built in Self Test Feature

International Journal of Computer Applications
2011English

The Reconfigurable Arithmetic Processor

ACM SIGARCH Computer Architecture News
1988English

A High Speed Image Processor With Variable Function Reconfigurable Pipeline Processor

IEEJ Transactions on Electronics, Information and Systems
Electronic EngineeringElectrical
1992English

Computer-Aided Design and Computer-Aided Engineering

MATEC Web of Conferences
Materials ScienceEngineeringChemistry
2018English

Reconfigurable Synchronized Dataflow Processor

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy