Amanote Research
Register
Sign In
Using a CSP Based Programming Model for Reconfigurable Processor Arrays
doi 10.1109/reconfig.2008.41
Full Text
Open PDF
Abstract
Available in
full text
Date
December 1, 2008
Authors
Bertil Svensson
Publisher
IEEE
Related search
Reconfigurable Fpga Based Soft-Core Processor for Simd Applications
Asian Journal of Pharmaceutical and Clinical Research
Pharmacology
Pharmaceutical Science
Computer-Aided Modeling and Evaluation of Reconfigurable VLSI Processor Arrays With VHDL
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Electrical
Software
Computer Graphics
Computer-Aided Design
Electronic Engineering
The Reconfigurable Arithmetic Processor
ACM SIGARCH Computer Architecture News
A Review on Reconfigurable Processor for Binary Image Processing.
International Journal of Advanced Research
Reconfigurable Synchronized Dataflow Processor
Optimal Design of Sparse Reconfigurable Arrays Based on Multiple Measurement Vector Model
A Reconfigurable Optoelectronic Interconnect Technology for Multi-Processor Networks
A High Speed Image Processor With Variable Function Reconfigurable Pipeline Processor
IEEJ Transactions on Electronics, Information and Systems
Electronic Engineering
Electrical
Control and Programming of a Multi‐robot‐based Reconfigurable Fixture
Industrial Robot
Control
Systems Engineering
Computer Science Applications
Industrial
Manufacturing Engineering
