Improving Scalability of Chip-Multiprocessors With Many HW Accelerators

doi 10.17760/d20263654

Full Text

Abstract

Available in

Date

Unknown

Authors

Unknown

Publisher

Northeastern University Library

Related search

Energy-Aware Computation Duplication for Improving Reliability in Embedded Chip Multiprocessors

2006English

Photonic Networks-On-Chip for Future Generations of Chip Multiprocessors

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
2008English

Optimizing Shared Cache Behavior of Chip Multiprocessors

2009English

Scalability Evaluation of Cimmino Algorithm for Solving Linear Inequality Systems on Multiprocessors With Distributed Memory

Supercomputing Frontiers and Innovations
Information SystemsComputer NetworksHardwareCommunicationsComputer Science ApplicationsArchitectureMathematicsComputational TheorySoftware
2018English

Optimizing Array-Intensive Applications for On-Chip Multiprocessors

IEEE Transactions on Parallel and Distributed Systems
HardwareComputational TheorySignal ProcessingArchitectureMathematics
2005English

Statistical Simulation of Chip Multiprocessors Running Multi-Program Workloads

2007English

Software-Hardware Cooperative DRAM Bank Partitioning for Chip Multiprocessors

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2010English

Assessing the Scalability of Garbage Collectors on Many Cores

2011English

Performance Modeling of Multithreaded Programs for Mobile Asymmetric Chip Multiprocessors

2015English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy