Amanote Research
Register
Sign In
Improving Scalability of Chip-Multiprocessors With Many HW Accelerators
doi 10.17760/d20263654
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
Unknown
Publisher
Northeastern University Library
Related search
Energy-Aware Computation Duplication for Improving Reliability in Embedded Chip Multiprocessors
Photonic Networks-On-Chip for Future Generations of Chip Multiprocessors
IEEE Transactions on Computers
Hardware
Architecture
Mathematics
Computational Theory
Theoretical Computer Science
Software
Optimizing Shared Cache Behavior of Chip Multiprocessors
Scalability Evaluation of Cimmino Algorithm for Solving Linear Inequality Systems on Multiprocessors With Distributed Memory
Supercomputing Frontiers and Innovations
Information Systems
Computer Networks
Hardware
Communications
Computer Science Applications
Architecture
Mathematics
Computational Theory
Software
Optimizing Array-Intensive Applications for On-Chip Multiprocessors
IEEE Transactions on Parallel and Distributed Systems
Hardware
Computational Theory
Signal Processing
Architecture
Mathematics
Statistical Simulation of Chip Multiprocessors Running Multi-Program Workloads
Software-Hardware Cooperative DRAM Bank Partitioning for Chip Multiprocessors
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Author Retrospective for Cooperative Cache Partitioning for Chip Multiprocessors
Assessing the Scalability of Garbage Collectors on Many Cores
