Amanote Research
Register
Sign In
Statistical Simulation of Chip Multiprocessors Running Multi-Program Workloads
doi 10.1109/iccd.2007.4601940
Full Text
Open PDF
Abstract
Available in
full text
Date
October 1, 2007
Authors
Davy Genbrugge
Lieven Eeckhout
Publisher
IEEE
Related search
Trace Factory: Generating Workloads for Trace-Driven Simulation of Shared-Bus Multiprocessors
IEEE Concurrency
Exploring Complex Brain-Simulation Workloads on Multi-Gpu Deployments
Transactions on Architecture and Code Optimization
Hardware
Information Systems
Architecture
Software
Adaptive Zone-Aware Multi-Bank on Chip Last Level L2 Cache Partitioning for Chip Multiprocessors
International Journal of Computer Applications
ILP-Based Approaches to Partitioning Recurrent Workloads Upon Heterogeneous Multiprocessors
Photonic Networks-On-Chip for Future Generations of Chip Multiprocessors
IEEE Transactions on Computers
Hardware
Architecture
Mathematics
Computational Theory
Theoretical Computer Science
Software
Optimizing Shared Cache Behavior of Chip Multiprocessors
Optimizing Array-Intensive Applications for On-Chip Multiprocessors
IEEE Transactions on Parallel and Distributed Systems
Hardware
Computational Theory
Signal Processing
Architecture
Mathematics
Improving Scalability of Chip-Multiprocessors With Many HW Accelerators
Software-Hardware Cooperative DRAM Bank Partitioning for Chip Multiprocessors
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
