Evaluation of High Speed and Low Memory Parallel Prefix Adders

IOSR Journal of Electrical and Electronics Engineering
doi 10.9790/1676-0841320
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IOSR Journals

Related search

Design of Parallel Prefix Adders Using FPGAs

IOSR journal of VLSI and Signal Processing
2014English

Design and Implementation of Parallel Prefix Adders Using FPGAs

IOSR Journal of Electronics and Communication Engineering
2013English

Comparative Analysis of High Speed Carry Skip Adders

International Journal of Engineering and Technology(UAE)
ArchitectureHardwareEngineeringChemical EngineeringBiotechnologyEnvironmental EngineeringComputer Science
2018English

A New Taxonomy for Reconfigurable Prefix Adders

2012English

Low Power High Speed Ternary Content Addressable Memory

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

Low-Power High-Speed Threshold Logic and Its Application to the Design of Novel Carry Lookahead Adders

2001English

A High-Speed Link Layer Architecture for Low Latency and Memory Cost Reduction

Computer Journal
Computer Science
2007English

High-Speed, Parallel DNA Sequence Assembly

Science-Business eXchange
2009English

FPGA Implementation of a High Speed Multiplier Employing Carry Lookahead Adders in Reduction Phase

International Journal of Computer Applications
2015English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy