Study of Design and Analysis of Low-Power 10-Transistor Full Adders Using Novel XOR–XNOR Gates

IOSR journal of VLSI and Signal Processing
doi 10.9790/4200-04215460
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IOSR Journals

Related search

A Novel Low Power Adder-Subtractor Using Efficient XOR Gates

Journal of Applied Sciences
2014English

Low-Power High-Speed Threshold Logic and Its Application to the Design of Novel Carry Lookahead Adders

2001English

Design of Low Power High Performance 32 Bit Alu Using Different Adders in 45nm Technology

International Journal of Advance Engineering and Research Development
2017English

Design and Simulation of Low Power 10T Full Adder Using Cadence 16nM Technology

International Journal for Research in Applied Science and Engineering Technology
2019English

Design of Low Power Novel Gate

International Journal of Advances in Signal and Image Sciences
2016English

Design and Performance Analysis of Various Adders and Multipliers Using GDI Technique

International Journal of VLSI Design & Communication Systems
2015English

Design of Parallel Prefix Adders Using FPGAs

IOSR journal of VLSI and Signal Processing
2014English

Design of Low Power High Speed D-Latch Using Stacked Inverter and Sleep Transistor at 32nm CMOS Technology

International Journal of Trend in Scientific Research and Development
2018English

Low Power-Area Design of Full Adder Using Self Resetting Logic With GDI Technique

SSRN Electronic Journal
2016English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy