A Technique to Reduce Glitch Power During Physical Design Stage for Low Power and Less IR Drop

International Journal of Computer Applications
doi 10.5120/5086-7450
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Foundation of Computer Science

Related search

Design of a Programmable Low Power Low Drop-Out Regulator

International Journal of VLSI Design & Communication Systems
2013English

A Glitch-Free Novel DET-FF in 22 Nm CMOS for Low-Power Application

Journal of Nanotechnology
Materials Science
2018English

A Two-Stage Power Converter Architecture With Maximum Power Extraction for Low-Power Energy Sources

Turkish Journal of Electrical Engineering and Computer Sciences
Electronic EngineeringElectricalComputer Science
2019English

Proposal of a Wireless Power Transfer Technique for Low-Power Multireceiver Applications

IEEE Transactions on Magnetics
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2015English

A Novel Switched Capacitor Technique for NBTI Tolerant Low Power 6t-Sram Cell Design

IOSR journal of VLSI and Signal Processing
2014English

A Novel Latch Design for Low Power Applications

International Journal of Computer Applications
2012English

A Novel Approach to Minimize Spare Cell Leakage Power Consumption During Physical Design Implementation

International Journal of VLSI Design & Communication Systems
2011English

Low Power Design Methodology

2018English

Sleepy- Gate Diffusion Input (S-Gdi) — Ultra Low Power Technique for Digital Design

International Journal of Innovative Technology and Exploring Engineering
Mechanics of MaterialsElectronic EngineeringCivilStructural EngineeringElectricalComputer Science
2019English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy