A Technique to Reduce Glitch Power During Physical Design Stage for Low Power and Less IR Drop
International Journal of Computer Applications
doi 10.5120/5086-7450
Full Text
Open PDFAbstract
Available in full text
Date
February 29, 2012
Authors
Publisher
Foundation of Computer Science