A Novel Approach to Minimize Spare Cell Leakage Power Consumption During Physical Design Implementation

International Journal of VLSI Design & Communication Systems
doi 10.5121/vlsic.2011.2407
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Academy and Industry Research Collaboration Center (AIRCC)

Related search

LVAD Impeller/Volute Design to Minimize Magnetic Bearing Touchdown and Power

Journal of Life Support Engineering
2006English

A Technique to Reduce Glitch Power During Physical Design Stage for Low Power and Less IR Drop

International Journal of Computer Applications
2012English

Novel Approach to Reduce Power Droop During Scan-Based Logic BIST

2013English

Parallel Machine Scheduling to Minimize Energy Consumption

2020English

Novel Approaches to Low Leakage and Area Efficient VLSI Design

2012English

Implementation of Delay and Power Monitoring Schemes to Reduce the Power Consumption

International Journal of Computer Applications
2011English

A Collaborative Approach to Minimize Cellphone Interruptions

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2009English

A Novel Approach to Extract the Thyristor Design Parameters for Designing of Power Electronic Systems

IEEE Transactions on Industrial Electronics
ControlSystems EngineeringComputer Science ApplicationsElectricalElectronic Engineering
2015English

Analysis of Leakage Power Reduction Techniques for Low Power VLSI Design

International Journal of Computer Applications
2013English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy