Amanote Research

Amanote Research

    RegisterSign In

Sleepy- Gate Diffusion Input (S-Gdi) — Ultra Low Power Technique for Digital Design

International Journal of Innovative Technology and Exploring Engineering - India
doi 10.35940/ijitee.a4998.119119
Full Text
Open PDF
Abstract

Available in full text

Categories
Mechanics of MaterialsElectronic EngineeringCivilStructural EngineeringElectricalComputer Science
Date

November 10, 2019

Authors

Unknown

Publisher

Blue Eyes Intelligence Engineering and Sciences Engineering and Sciences Publication - BEIESP


Related search

Low Power-Area Design of Full Adder Using Self Resetting Logic With GDI Technique

SSRN Electronic Journal
2016English

Design of Low Power Novel Gate

International Journal of Advances in Signal and Image Sciences
2016English

A Gate-Level Leakage Power Reduction Method for Ultra-Low-Power CMOS Circuits

English

Fin-Fet Technology for Ultra Low Power Design

International Journal on Intelligent Electronic Systems
2013English

Ultra Low Power Analog to Digital Converter for Biomedical Applications

English

CMOS Low Power Cell Library for Digital Design

International Journal of VLSI Design & Communication Systems
2013English

Design of 3T Gain Cell for Ultra Low Power Applications

International Journal for Research in Applied Science and Engineering Technology
2017English

Ultra-Low Power Read-Out Integrated Circuit Design

2012English

Design and Implementation of Power and Area Efficient 3-Bit Flash ADC Using GDI Technique

International Journal of Computer Applications
2018English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy