Amanote Research
Register
Sign In
Power and Delay Comparison of Binary and Quaternary Arithmetic Circuits
doi 10.1109/icscs.2009.5412586
Full Text
Open PDF
Abstract
Available in
full text
Date
November 1, 2009
Authors
Cristiano Lazzari
Paulo Flores
Jose Carlos Monteiro
Publisher
IEEE
Related search
Verification of Arithmetic Circuits Using Binary Moment Diagrams
International Journal on Software Tools for Technology Transfer
Information Systems
Software
Delay and Power Macro-Models for Optimizing ECL Circuits.
Simple Exact Algorithm for Transistor Sizing of Low-Power High-Speed Arithmetic Circuits
VLSI Design
Electronic Engineering
Computer Graphics
Hardware
Electrical
Architecture
Computer-Aided Design
On the Arithmetic and Geometry of Binary Hamiltonian Forms
Algebra and Number Theory
Number Theory
Algebra
Reversible Realization of Quaternary Decoder, Multiplexer, and Demultiplexer Circuits
Proceedings of The International Symposium on Multiple-Valued Logic
Mathematics
Computer Science
Design and Implementation 4-Bit Quaternary MVL Arithmetic and Logic Unit
Tehnicki Vjesnik
Engineering
Coplanar Qca Adders for Arithmetic Circuits
International Journal of Engineering and Technology(UAE)
Architecture
Hardware
Engineering
Chemical Engineering
Biotechnology
Environmental Engineering
Computer Science
Arithmetic Progressions in Binary Quadratic Forms and Norm Forms
Bulletin of the London Mathematical Society
Mathematics
Energy-Efficient Digital Design Through Inexact and Approximate Arithmetic Circuits
