Simple Exact Algorithm for Transistor Sizing of Low-Power High-Speed Arithmetic Circuits

VLSI Design - United States
doi 10.1155/2010/264390
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Hindawi Limited

Related search

Optimizing CMOS Circuits for Low Power Using Transistor Reordering

English

Limited Switch Dynamic Logic Circuits for High-Speed Low-Power Circuit Design

IBM Journal of Research and Development
Computer Science
2006English

Development of High-Speed and Low-Power Microprocessors Using Superconductive Circuits

IEEJ Transactions on Fundamentals and Materials
Electronic EngineeringElectrical
2008English

Designing Faster CMOS Subthreshold Circuits Using Transistor Sizing and Paralled Transistor Stacks

English

Stabilized DC High Voltage Power Supply Using Transistor Circuits

Journal of the Atomic Energy Society of Japan / Atomic Energy Society of Japan
1962English

Speed of Simple Arithmetic in Bilinguals

Memory and Cognition
ArtsNeuropsychologyCognitive PsychologyHumanitiesPhysiological PsychologyMedicineExperimental
1982English

High-Efficiency Low-Power Flash ADC for High-Speed Transceivers

CVR Journal of Science & Technology
2013English

Transistor Sizing for Radiation Hardening

English

Design of Low Power High Speed D-Latch Using Stacked Inverter and Sleep Transistor at 32nm CMOS Technology

International Journal of Trend in Scientific Research and Development
2018English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy