Reversible Realization of Quaternary Decoder, Multiplexer, and Demultiplexer Circuits

Proceedings of The International Symposium on Multiple-Valued Logic - United States
doi 10.1109/ismvl.2008.33
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

Transistor Realization of Reversible Carry Skip Adder Circuits

International Journal of Computer Applications
2017English

Verification of the SPM Impact in DWDM System Using Awg Multiplexer / Demultiplexer

Acta Electrotechnica et Informatica
2017English

The Design of Efficient Viterbi Decoder and Realization by FPGA

Modern Applied Science
2012English

On-Chip Two-Mode Division Multiplexing Using Tapered Directional Coupler-Based Mode Multiplexer and Demultiplexer

Optics Express
OpticsAtomicMolecular Physics,
2013English

Formation of a Planar Coarse Wavelength-Division Multiplexer and Demultiplexer With Reflection Volume Phase Gratings

Applied Optics
2002English

40-Gb/S 2:1 Multiplexer and 1:2 Demultiplexer in 120-Nm Standard CMOS

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
2003English

A 5-Bit 5 Gs/S Flash ADC Using Multiplexer-Based Decoder

Turkish Journal of Electrical Engineering and Computer Sciences
Electronic EngineeringElectricalComputer Science
2013English

Power and Delay Comparison of Binary and Quaternary Arithmetic Circuits

2009English

Dynamic Current Mode Logic Realization of Digital Arithmetic Circuits

International Journal of Computer Applications
2014English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy