Amanote Research
Register
Sign In
Delay and Power Macro-Models for Optimizing ECL Circuits.
doi 10.22215/etd/1994-02822
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
David Skoll
Publisher
Carleton University
Related search
Optimizing CMOS Circuits for Low Power Using Transistor Reordering
Optimizing Power Consumption, Area, and Delay in Behavioral Synthesis.
Cycle-Accurate Macro-Models for RT-level Power Analysis
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Hardware
Electronic Engineering
Electrical
Architecture
Software
Cycle-Accurate Macro-Models for RT-level Power Analysis
Power and Delay Comparison of Binary and Quaternary Arithmetic Circuits
Design, Modeling, and Optimization of ECL Interface Circuits for BiCMOS Integrated Systems.
Electronically Controllable Delay Circuits
The Journal of the Institute of Television Engineers of Japan
A Joint Gate Sizing and Buffer Insertion Method for Optimizing Delay and Power in CMOS and BiCMOS Combinational Logic
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Electrical
Software
Computer Graphics
Computer-Aided Design
Electronic Engineering
Optimizing Large Multiphase Level-Clocked Circuits
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Electrical
Software
Computer Graphics
Computer-Aided Design
Electronic Engineering
