A 65nm 8T Sub-Vt SRAM Employing Sense-Amplifier Redundancy

Digest of Technical Papers - IEEE International Solid-State Circuits Conference- United States

doi 10.1109/isscc.2007.373427

Full Text

Abstract

Available in

Date

Authors

Publisher

IEEE

Related search

A Novel Cascade Control Replica-Bitline Delay Technique for Reducing Timing Process-Variation of SRAM Sense Amplifier

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2015English

Design of 8T CNTFET SRAM for Ultra-Low Power Microelectronic Applications

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

A Stacked Inverter-Based CMOS Power Amplifier in 65nm CMOS Process

2011English

Leakage Immune Modified Pass Transistor Based 8T SRAM Cell in Subthreshold Region

International Journal of Reconfigurable Computing
HardwareArchitecture
2015English

A 60GHz, 13 dBm Fully Integrated 65nm RF-CMOS Power Amplifier

2008English

Comparative Analysis of 6T, 7T, 8T, 9T, and 10T Realistic CNTFET Based SRAM

Journal of Nanotechnology
Materials Science
2017English

Analysis of 8T SRAM Cell at Various Process Corners at 65 Nm Process Technology

Circuits and Systems
2011English

Channel Length Biasing for Improving Read Margin of the 8T SRAM at Near Threshold Operation

Electronics (Switzerland)
ControlElectronic EngineeringSignal ProcessingComputer NetworksSystems EngineeringHardwareCommunicationsElectricalArchitecture
2019English

A Comparison Between Common-Source and Cascode Topologies for 60GHz Amplifier Design in 65nm CMOS

2012English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy