Design Optimization Methodology for Ultra Low Power Analog Circuits Using Intuitive Inversion-Level and Saturation-Level Parameter

doi 10.7567/ssdm.2013.ps-5-7
Full Text
Abstract

Available in full text

Date
Authors
Publisher

The Japan Society of Applied Physics

Related search

A Gate-Level Leakage Power Reduction Method for Ultra-Low-Power CMOS Circuits

English

A Methodology for Guided Behavioral-Level Optimization

1998English

A Methodology for Guided Behavioral-Level Optimization

English

High-Level Area and Power Estimation for VLSI Circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
1999English

Low Power Design Methodology

2018English

Ultra Low Power Analog to Digital Converter for Biomedical Applications

English

The Design Challenges of IoT: From System Technologies to Ultra-Low Power Circuits

IEICE Transactions on Electronics
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2017English

An Ultra-Low-Power Programmable Analog Bionic Ear Processor

IEEE Transactions on Biomedical Engineering
Biomedical Engineering
2005English

Fin-Fet Technology for Ultra Low Power Design

International Journal on Intelligent Electronic Systems
2013English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy