Amanote Research
Register
Sign In
High-Level Area and Power Estimation for VLSI Circuits
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- United States
doi 10.1109/43.766722
Full Text
Open PDF
Abstract
Available in
full text
Categories
Electrical
Software
Computer Graphics
Computer-Aided Design
Electronic Engineering
Date
June 1, 1999
Authors
M. Nemani
F.N. Najm
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Related search
A Survey of Power Estimation Techniques in VLSI Circuits
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Hardware
Electronic Engineering
Electrical
Architecture
Software
A New Statistical Method for Maximum Power Estimation in CMOS VLSI Circuits
Active and Passive Electronic Components
Electronic Engineering
Optical
Electrical
Magnetic Materials
Electronic
Adiabatic Logic Circuits for Low Power VLSI Applications
International Journal of Science and Research (IJSR)
Estimating Power Dissipation in VLSI Circuits
IEEE Circuits and Devices Magazine
CMOS VLSI Design of Low Power Comparator Logic Circuits
Asian Journal of Scientific Research
Multidisciplinary
Estimation of Peak Power Dissipation in VLSI Circuits Using the Limiting Distributions of Extreme Order Statistics
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Electrical
Software
Computer Graphics
Computer-Aided Design
Electronic Engineering
Power Estimation Methods for Sequential Logic Circuits
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Hardware
Electronic Engineering
Electrical
Architecture
Software
An Algorithm for Leakage Power Reduction Through IVC in CMOS VLSI Digital Circuits
International Journal of Computer Applications
Memory, Area and Power Optimization of Digital Circuits
International Journal of Engineering Research and
