Amanote Research
Register
Sign In
Novel Approach to Reduce Power Droop During Scan-Based Logic BIST
doi 10.1109/ets.2013.6569375
Full Text
Open PDF
Abstract
Available in
full text
Date
May 1, 2013
Authors
M. Omana
D. Rossi
F. Fuzzi
C. Metra
C. Tirumurti
R. Galivache
Publisher
IEEE
Related search
Power Reduction in Test-Per-Scan BIST With Supply Gating and Efficient Scan Partitioning
Deterministic Partitioning Techniques for Fault Diagnosis in Scan-Based BIST
Diagnosis for Scan-Based BIST: Reaching Deep Into the Signatures
Variable Body Biasing (VBB) Based VLSI Design Approach to Reduce Static Power
International Journal of Electrical and Computer Engineering
Electronic Engineering
Electrical
Computer Science
A Novel Logic-Based Approach for Quantitative Toxicology Prediction.
ChemInform
Double-Tree Scan: A Novel Low-Power Scan-Path Architecture
Active Power Regulation Based on Droop for AC Microgrid
A Novel Approach of Color-Texture Based CBIR Using Fuzzy Logic
International Journal of Database Theory and Application
Computer Science
A Novel Approach to Minimize Spare Cell Leakage Power Consumption During Physical Design Implementation
International Journal of VLSI Design & Communication Systems
