Amanote Research
Register
Sign In
Power Reduction in Test-Per-Scan BIST With Supply Gating and Efficient Scan Partitioning
doi 10.1109/isqed.2005.96
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
S. Bhunia
H. Mahmoodi
D. Ghosh
K. Roy
Publisher
IEEE
Related search
Deterministic Partitioning Techniques for Fault Diagnosis in Scan-Based BIST
A Novel Scan Architecture for Power-Efficient, Rapid Test
IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
Computer Science Applications
Computer Graphics
Computer-Aided Design
Software
Flip-Flop Chaining Architecture for Power-Efficient Scan During Test Application
Novel Approach to Reduce Power Droop During Scan-Based Logic BIST
A New Hybrid Test Pattern Generator for Stuck-At –Fault and Path Delay Fault in Scan Based Bist
International Journal of Engineering and Technology(UAE)
Architecture
Hardware
Engineering
Chemical Engineering
Biotechnology
Environmental Engineering
Computer Science
On Minimization of Peak Power for Scan Circuit During Test
Double-Tree Scan: A Novel Low-Power Scan-Path Architecture
Diagnosis for Scan-Based BIST: Reaching Deep Into the Signatures
On the Power for Linkage Detection Using a Test Based on Scan Statistics
Biostatistics
Medicine
Uncertainty
Statistics
Probability
