Power Reduction in Test-Per-Scan BIST With Supply Gating and Efficient Scan Partitioning

doi 10.1109/isqed.2005.96