Amanote Research
Register
Sign In
Efficient Timing-Driven Incremental Routing for VLSI Circuits Using DFS and Localized Slack-Satisfaction Computations
doi 10.1109/date.2006.244117
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2006
Authors
S. Dutt
H. Arslan
Publisher
IEEE
Related search
3d-Via Driven Partitioning for 3D VLSI Integrated Circuits
CLEI Electronic Journal
Reliability-Driven CAD System for Deep-Submicron VLSI Circuits
Simultaneous Slack Budgeting and Retiming for Synchronous Circuits Optimization
Efficient Training Algorithms for HMMs Using Incremental Estimation
IEEE Transactions on Speech and Audio Processing
High-Level Area and Power Estimation for VLSI Circuits
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Electrical
Software
Computer Graphics
Computer-Aided Design
Electronic Engineering
Adiabatic Logic Circuits for Low Power VLSI Applications
International Journal of Science and Research (IJSR)
Self-Organisation of Large Feature Maps Using Local Computations: Analysis and VLSI Integration
Parallel Algorithms for Inductance Extraction of VLSI Circuits
Analysis and Design of Resilient VLSI Circuits
