Reliability-Driven CAD System for Deep-Submicron VLSI Circuits

doi 10.21236/ada353021
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Defense Technical Information Center

Related search

3d-Via Driven Partitioning for 3D VLSI Integrated Circuits

CLEI Electronic Journal
2010English

Leakage Current in Deep-Submicron Cmos Circuits

Journal of Circuits, Systems and Computers
HardwareElectronic EngineeringElectricalArchitecture
2002English

CAD. Introduction and Management of CAD System for Digital Circuits Design.

Circuit Technology
1987English

Can RSFQ Logic Circuits Be Scaled to Deep Submicron Junctions?

IEEE Transactions on Applied Superconductivity
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2001English

CAD Techniques for Microwave Circuits

Electronics & Communication Engineering Journal
1996English

Efficient Timing-Driven Incremental Routing for VLSI Circuits Using DFS and Localized Slack-Satisfaction Computations

2006English

Adiabatic Logic Circuits for Low Power VLSI Applications

International Journal of Science and Research (IJSR)
2016English

Parallel Algorithms for Inductance Extraction of VLSI Circuits

2006English

Estimating Power Dissipation in VLSI Circuits

IEEE Circuits and Devices Magazine
1994English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy