Design and Simulation of Low Power 10T Full Adder Using Cadence 16nM Technology

International Journal for Research in Applied Science and Engineering Technology
doi 10.22214/ijraset.2019.7083
Full Text
Abstract

Available in full text

Date
Authors
Publisher

International Journal for Research in Applied Science and Engineering Technology (IJRASET)

Related search

Comparative Analysis of Low Power 10T and 14T Full Adder Using Double Gate MOSFET at 45nm Technology

International Journal of Computer Applications
2013English

Optimized CMOS Design of Full Adder Using 45nm Technology

International Journal of Computer Applications
2016English

Low Power-Area Design of Full Adder Using Self Resetting Logic With GDI Technique

SSRN Electronic Journal
2016English

Design and Implementation of Low Power High-Speed 16-Bit Arithmetic Units Using Different Multipliers in Cadence Virtuoso Using 45nm Technology

International Journal of Advance Engineering and Research Development
2017English

Hazards and Glitch Power Reduction of CMOS Full Adder in 90nm Technology

CVR Journal of Science & Technology
2014English

Low Power Wallace and Dadda Multiplier Based on CLRCL Full Adder

IJARCCE
2014English

Hazards and Glitch Power Reduction of CMOS Full Adder in 90nm Technology

CVR Journal of Science & Technology
2014English

Efficient Serial Multiplier Design Using Ripple Counters,Kogge-Stone Adder and Full Adder

International Journal of Computer Applications
2013English

Design of an Efficient Current Mode Full-Adder Applying Carbon Nanotube Technology

International Journal of Modern Education and Computer Science
2018English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy