OTA-based Neural Network Architectures With On-Chip Tuning of Synapses

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

doi 10.1109/82.275661

Full Text

Abstract

Available in

Date

Authors

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Application Mapping Algorithms for Mesh-Based Network-On-Chip Architectures

Journal of Supercomputing
HardwareInformation SystemsTheoretical Computer ScienceArchitectureSoftware
2014English

Thermal/Performance Trade-Off in Network-On-Chip Architectures

2012English

An Extended Diagonal Mesh Topology for Network-On-Chip Architectures

International Journal of Multimedia and Ubiquitous Engineering
Computer Science
2015English

Enabling Spike-Based Backpropagation for Training Deep Neural Network Architectures

Frontiers in Neuroscience
Neuroscience
2020English

Oven Controlled Crystal Oscillator Control Based on BP Neural Network Tuning PID

Frontiers in Signal Processing
2020English

Adaptive Virtual Channel Partitioning for Network-On-Chip in Heterogeneous Architectures

ACM Transactions on Design Automation of Electronic Systems
Computer Science ApplicationsElectronic EngineeringComputer GraphicsElectricalComputer-Aided Design
2013English

On Self-Tuning Networks-On-Chip for Dynamic Network-Flow Dominance Adaptation

2013English

Keyword Spotting With Long Short-Term Memory Neural Network Architectures

DEStech Transactions on Computer Science and Engineering
2017English

Layout Guidelines for 3D Architectures Including Optical Ring Network-On-Chip (ORNoC)

2011English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy