Amanote Research
Register
Sign In
Thermal/Performance Trade-Off in Network-On-Chip Architectures
doi 10.1109/issoc.2012.6376363
Full Text
Open PDF
Abstract
Available in
full text
Date
October 1, 2012
Authors
Davide Zoni
Simone Corbetta
William Fornaciari
Publisher
IEEE
Related search
Exploring the Effects of On-Chip Thermal Variation on High-Performance Multicore Architectures
Transactions on Architecture and Code Optimization
Hardware
Information Systems
Architecture
Software
An Evaluation of an Integrated on-Chip/Off-Chip Network for High-Performance Reconfigurable Computing
International Journal of Reconfigurable Computing
Hardware
Architecture
Adaptive Virtual Channel Partitioning for Network-On-Chip in Heterogeneous Architectures
ACM Transactions on Design Automation of Electronic Systems
Computer Science Applications
Electronic Engineering
Computer Graphics
Electrical
Computer-Aided Design
Application Mapping Algorithms for Mesh-Based Network-On-Chip Architectures
Journal of Supercomputing
Hardware
Information Systems
Theoretical Computer Science
Architecture
Software
An Extended Diagonal Mesh Topology for Network-On-Chip Architectures
International Journal of Multimedia and Ubiquitous Engineering
Computer Science
OTA-based Neural Network Architectures With On-Chip Tuning of Synapses
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
Layout Guidelines for 3D Architectures Including Optical Ring Network-On-Chip (ORNoC)
A Technique for Low Energy Mapping and Routing in Network-On-Chip Architectures
Energy Efficient Network-On-Chip Architectures for Many-Core Near-Threshold Computing System
Journal of Low Power Electronics
Electronic Engineering
Electrical
