Amanote Research
Register
Sign In
A Technique for Low Energy Mapping and Routing in Network-On-Chip Architectures
doi 10.1109/lpe.2005.195552
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2005
Authors
K. Srinivasan
K.S. Chatha
Publisher
IEEE
Related search
Application Mapping Algorithms for Mesh-Based Network-On-Chip Architectures
Journal of Supercomputing
Hardware
Information Systems
Theoretical Computer Science
Architecture
Software
Low-Cost Adaptive and Fault-Tolerant Routing Method for 2D Network-On-Chip
IEICE Transactions on Information and Systems
Electronic Engineering
Pattern Recognition
Hardware
Computer Vision
Electrical
Architecture
Artificial Intelligence
Software
Energy Efficient Network-On-Chip Architectures for Many-Core Near-Threshold Computing System
Journal of Low Power Electronics
Electronic Engineering
Electrical
Reconfigurable Spike Routing Architectures for On-Chip Local Learning in Neuromorphic Systems
Advanced Materials Technologies
Mechanics of Materials
Materials Science
Industrial
Manufacturing Engineering
Adaptive Virtual Channel Partitioning for Network-On-Chip in Heterogeneous Architectures
ACM Transactions on Design Automation of Electronic Systems
Computer Science Applications
Electronic Engineering
Computer Graphics
Electrical
Computer-Aided Design
Cluster Based Hierarchical Routing Algorithm for Network on Chip
Circuits and Systems
An Extended Diagonal Mesh Topology for Network-On-Chip Architectures
International Journal of Multimedia and Ubiquitous Engineering
Computer Science
Thermal/Performance Trade-Off in Network-On-Chip Architectures
Joint Multicast Routing and Network Design Optimisation for Networks-On-Chip
IET Computers and Digital Techniques
Hardware
Electronic Engineering
Electrical
Architecture
Software
