A Technique for Low Energy Mapping and Routing in Network-On-Chip Architectures

doi 10.1109/lpe.2005.195552