Wrapper Design for Multifrequency IP Cores

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - United States
doi 10.1109/tvlsi.2005.848811
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Test Wrapper Design and Optimization Under Power Constraints for Embedded Cores With Multiple Clock Domains

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
2007English

Design of Production Test IP-468-A-FP, Program for Evaluation of Alpha Extruded Fuel Cores

1962English

Core Test Wrapper Design for Unicast and Multicast NOC Testing

Information Technology Journal
2013English

PUF-based Secure Test Wrapper Design for Cryptographic SoC Testing

2012English

DOOp, an Automated Wrapper for DAOSPEC

Astronomy and Astrophysics
AstrophysicsAstronomyPlanetary ScienceSpace
2014English

Unifying Memory and Processor Wrapper Architecture in Multiprocessor SoC Design

2002English

Design of Sandwich Panels With Prismatic Cores

Journal of Engineering Materials and Technology, Transactions of the ASME
Mechanics of MaterialsMaterials ScienceCondensed Matter PhysicsMechanical Engineering
2006English

PT-IP-269-A-FP, Evaluation of the Stability of Cores From Extruded Tubes

1959English

IP Network Design by Modified Branch Exchange Method

International Journal of Intelligent Engineering and Systems
EngineeringComputer Science
2017English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy