Stacked FSMD: A Power Efficient Micro-Architecture for High Level Synthesis

doi 10.1109/isqed.2004.1283711
Full Text
Abstract

Available in full text

Date

Unknown

Authors
Publisher

IEEE Comput. Soc

Related search

A Novel Scan Architecture for Power-Efficient, Rapid Test

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
Computer Science ApplicationsComputer GraphicsComputer-Aided DesignSoftware
2002English

IPStash: A Power-Efficient Memory Architecture for IP-lookup

English

Architecture-Level Synthesis for Automatic Interconnect Pipelining

2004English

Performance Analysis of High Efficient and Low Power Architecture for Fuzzy Based Image Fusion

American Journal of Applied Sciences
Multidisciplinary
2014English

Architecture Level Power-Performance Tradeoffs for Pipelined Designs

2007English

Hybrid Stacked Memory Architecture for Energy Efficient Embedded Chip-Multiprocessors Based on Compiler Directed Approach

2015English

Modeling of a Layered Architecture for Efficient Operation of Intelligent Power System

International Journal of Engineering Research and
2015English

Power Constrained High-Level Synthesis of Battery Powered Digital Systems

English

An Agent-Based DDM for High Level Architecture

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy