A Novel Scan Architecture for Power-Efficient, Rapid Test

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers - United States
doi 10.1145/774572.774617
Full Text
Abstract

Available in full text

Date
Authors
Publisher

ACM Press

Related search

Flip-Flop Chaining Architecture for Power-Efficient Scan During Test Application

2005English

Double-Tree Scan: A Novel Low-Power Scan-Path Architecture

English

Power Reduction in Test-Per-Scan BIST With Supply Gating and Efficient Scan Partitioning

English

IPStash: A Power-Efficient Memory Architecture for IP-lookup

English

Investigation of a Novel Common Subexpression Elimination Method for Low Power and Area Efficient DCT Architecture

The Scientific World Journal
BiochemistryMedicineGeneticsMolecular BiologyEnvironmental Science
2014English

On Minimization of Peak Power for Scan Circuit During Test

2009English

A Novel Architecture for Efficient Key Management in Humanware Applications

2009English

On the Power for Linkage Detection Using a Test Based on Scan Statistics

Biostatistics
MedicineUncertaintyStatisticsProbability
2005English

Stacked FSMD: A Power Efficient Micro-Architecture for High Level Synthesis

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy