Amanote Research
Register
Sign In
Design Considerations for High Speed Clock and Data Recovery Circuits
doi 10.22215/etd/2002-05104
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
Michel Beshara
Publisher
Carleton University
Related search
Tradeoffs in Design of Low-Power Gated-Oscillator Clock and Data Recovery Circuits
Journal of Low Power Electronics
Electronic Engineering
Electrical
Solutions for Ultra-High Speed Optical Wavelength Conversion and Clock Recovery
Design of On-Chip Testing Memory for High Speed Circuits
CVR Journal of Science & Technology
Jitter Transfer and Jitter Tolerance Analysis of Bang-Bang Clock and Data Recovery Circuits
Influence of Jitter on Limit Cycles in Bang-Bang Clock and Data Recovery Circuits
IEEE Transactions on Circuits and Systems I: Regular Papers
Electronic Engineering
Electrical
Design Considerations for High Speed Quantitative Mass Spectrometry With MALDI Ionization
Journal of the American Society for Mass Spectrometry
Structural Biology
Spectroscopy
Limited Switch Dynamic Logic Circuits for High-Speed Low-Power Circuit Design
IBM Journal of Research and Development
Computer Science
All-Digital Clock and Data Recovery Architectures
Geometric Considerations for the Design of Production-Friendly High-Speed Ship Hull Forms
Proceedings of the Institution of Mechanical Engineers Part M: Journal of Engineering for the Maritime Environment
Ocean Engineering
Mechanical Engineering
