Design of a Multiprocessor High-Bandwidth Communication Gateway Based on a Protocol Processor Pool Architecture

doi 10.31274/rtd-180813-9647
Full Text
Abstract

Available in full text

Date

Unknown

Authors
Publisher

Iowa State University

Related search

Unifying Memory and Processor Wrapper Architecture in Multiprocessor SoC Design

2002English

Design of Polymorphic Network Architecture Based on Integrated Operation Gateway

2016English

A Bus Architecture for Crosstalk Elimination in High Performance Processor Design

2006English

A SysML and CLEAN Based Methodology for RISC Processor Micro-Architecture Design

International Journal of Embedded and Real-Time Communication Systems
Computer Science
2015English

Design of a Parallel VLSI Processor for Road Extraction Based on Logic-In-Memory Architecture

Transactions of the Society of Instrument and Control Engineers
2000English

A Private Data Transfer Protocol Based on a New High Secure Computer Architecture

Journal of Networks
2012English

A New Processor Design Based on 3D Cache

2016English

A System-Level Design Method for Cognitive Radio on a Reconfigurable Multi-Processor Architecture

2007English

A Hierarchical Multiprocessor Bandwidth Reservation Scheme With Timing Guarantees

Real-Time Systems
ControlSystems EngineeringOptimizationElectronic EngineeringComputer NetworksSimulationCommunicationsComputer Science ApplicationsElectricalModeling
2009English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy