ASIC Implementation of 32 and 64 Bit Floating Point ALU Using Pipelining

International Journal of Computer Applications

doi 10.5120/16452-6184

Full Text

Abstract

Available in

Date

May 21, 2014

Authors

Publisher

Foundation of Computer Science

Related search

Implementation and Design of 32 Bit Floating-Point ALU on a Hybrid FPGA-ARM Platform

English

Processor Design Using 32 Bit Single Precision Floating Point Unit

International Journal of Trend in Scientific Research and Development

Romanian

Implementation of 64 Bit Complex Floating-Point Multiplier on FPGA Using Vedic Mathematics Sutra- Urdhva Tiryagbhyam

International Journal of Innovative Technology and Exploring Engineering

Mechanics of Materials

Electronic Engineering

Structural Engineering

Computer Science

English

Implementation of 5-Stage 32-Bit Microprocessor Based Without Interlocked Pipelining Stages

International Journal of Innovative Technology and Exploring Engineering

Mechanics of Materials

Electronic Engineering

Structural Engineering

Computer Science

English

Implementation of Decimal - Floating Point ALU Component on Reconfigurable Logic

International Journal of Computer Applications

English

Implementation of 24 Bit High Speed Floating Point Vedic Multiplier

International Journal of Advance Engineering and Research Development

English

Design and Implementation of a Floating Point ALU on a STRATIX-III FPGA

International Journal of Computer Applications

English

Design of FPGA Based 32-Bit Floating Point Arithmetic Unit and Verification of Its VHDL Code Using MATLAB

International Journal of Information Engineering and Electronic Business

English

Implementation and Utilization of LBIST for 16 Bit ALU

International Journal of Innovative Technology and Exploring Engineering

Mechanics of Materials

Electronic Engineering

Structural Engineering

Computer Science

English