Amanote Research
Register
Sign In
High-Speed Single-Electron Memory: Cell Design and Architecture
doi 10.1109/lds.1998.714536
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
H. Mizuta
D. Williams
K. Katayama
H.-O. Muller
K. Nakazato
H. Ahmed
Publisher
IEEE Comput. Soc
Related search
A High-Speed Link Layer Architecture for Low Latency and Memory Cost Reduction
Computer Journal
Computer Science
Design of On-Chip Testing Memory for High Speed Circuits
CVR Journal of Science & Technology
Luminescent Proteins for High-Speed Single-Cell and Whole-Body Imaging
Nature Communications
Astronomy
Genetics
Molecular Biology
Biochemistry
Chemistry
Physics
Design of a High Speed Architecture of MQ-Coder for JPEG2000 on FPGA
International Journal of Advanced Computer Science and Applications
Computer Science
A Memory-Based Architecture for Very-High-Throughput Variable Length Codec Design
Design and Performance Analysis of Low Power High Speed CNTFET Binary Content Addressable Memory Cell for Next Generation Communication Networks
International Journal of Innovative Technology and Exploring Engineering
Mechanics of Materials
Electronic Engineering
Civil
Structural Engineering
Electrical
Computer Science
Design and Simulation of Single Electron Transistor Based SRAM and Its Memory Controller at Room Temperature
International Journal of Integrated Engineering
Mechanics of Materials
Electronic Engineering
Industrial
Mechanical Engineering
Materials Science
Civil
Manufacturing Engineering
Electrical
Structural Engineering
Architecture of High-Speed Vision and Its New Evolution
Journal of the Robotics Society of Japan
The Architecture Development and Design Considerations of a High- Speed, Single Chip, CMOS Convolutional Decoder Based on a Modification of the Viterbi Algorithm.
