The Architecture Development and Design Considerations of a High- Speed, Single Chip, CMOS Convolutional Decoder Based on a Modification of the Viterbi Algorithm.

doi 10.22215/etd/1990-01845
Full Text
Abstract

Available in full text

Date

Unknown

Authors
Publisher

Carleton University

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy