Amanote Research
Register
Sign In
The Architecture Development and Design Considerations of a High- Speed, Single Chip, CMOS Convolutional Decoder Based on a Modification of the Viterbi Algorithm.
doi 10.22215/etd/1990-01845
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
D. Noel
Publisher
Carleton University
Related search
Design of Asynchronous Viterbi Decoder Using Pipeline Architecture
International Journal for Research in Applied Science and Engineering Technology
The Design of Efficient Viterbi Decoder and Realization by FPGA
Modern Applied Science
High Speed Low-Power Viterbi Decoder Using Trellis Code Modulation
International Journal of Computing Algorithm
An Efficient Low Power Viterbi Decoder Design Using T-Algorithm
International Journal of Computer Applications
Design and Simulation of a Low Power Viterbi Decoder Using Constraint Length Nine
International Journal of Computer Applications
High-Speed Single-Electron Memory: Cell Design and Architecture
Design of Soft VITERBI Algorithm Decoder Enhanced With Non-Transmittable Codewords for Storage Media
International Journal of Computer Science, Engineering and Applications
Design of On-Chip Testing Memory for High Speed Circuits
CVR Journal of Science & Technology
Design of a High Speed Architecture of MQ-Coder for JPEG2000 on FPGA
International Journal of Advanced Computer Science and Applications
Computer Science
