Design of a High Speed Architecture of MQ-Coder for JPEG2000 on FPGA

International Journal of Advanced Computer Science and Applications - United Kingdom
doi 10.14569/ijacsa.2017.080621
Full Text
Abstract

Available in full text

Date
Authors
Publisher

The Science and Information Organization

Related search

High-Speed, SAD Based Wavefront Sensor Architecture Implementation on FPGA

Journal of Signal Processing Systems
ControlSystems EngineeringInformation SystemsSignal ProcessingSimulationHardwareArchitectureModelingTheoretical Computer Science
2010English

Analysis and Architecture Design of JPEG2000

2001English

A High Speed Montgomery Processor of 256-Bit on FPGA

2016English

A High Speed Architecture for Lifting-Based 2-D Cohen-Daubechies-Feauveau (5,3) Discrete Wavelet Transform Used in JPEG2000

International Journal of Advances in Telecommunications, Electrotechnics, Signals and Systems
2017English

Design Approach for Fault Tolerance in FPGA Architecture

International Journal of VLSI Design & Communication Systems
2011English

Architecture of an Asynchronous FPGA for Handshake-Component-Based Design

IEICE Transactions on Information and Systems
Electronic EngineeringPattern RecognitionHardwareComputer VisionElectricalArchitectureArtificial IntelligenceSoftware
2013English

High-Speed Single-Electron Memory: Cell Design and Architecture

English

FPGA Implementation of High Speed Digital FIR Filter

International Journal of Advanced Networking Applications
2018English

Interconnect Enhancements for a High-Speed PLD Architecture

2002English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy