A VLSI Systolic Array for SRIF (Square Root Information Filter)

Transactions of the Institute of Systems, Control and Information Engineers
doi 10.5687/iscie.7.287
Full Text
Abstract

Available in full text

Date
Authors
Publisher

The Institute of Systems, Control and Information Engineers

Related search

A Systolic VLSI Architecture for Complex SVD

English

The Reduced Rank Transform Square Root Filter for Data Assimilation

IFAC Proceedings Volumes
2006English

A FastSLAM Algorithm Based on Nonlinear Adaptive Square Root Unscented Kalman Filter

Mathematical Problems in Engineering
MathematicsEngineering
2017English

VLSI Array Processor

1982English

Limit Cycle Behavior in a Class-Ab Second-Order Square Root Domain Filter

Analog Integrated Circuits and Signal Processing
SurfacesSignal ProcessingHardwareArchitectureFilmsCoatings
2011English

VLSI Architectures for Block Matching Algorithms Using Systolic Arrays

IEEE Transactions on Circuits and Systems for Video Technology
Electronic EngineeringMedia TechnologyElectrical
1996English

Virtual Systolic Array for QR Decomposition

2013English

Sigma Point Gaussian Sum Filter Design Using Square Root Unscented Filters

IFAC Proceedings Volumes
2005English

A Systolic Array Architecture for the Discrete Sine Transform

IEEE Transactions on Signal Processing
Electronic EngineeringSignal ProcessingElectrical
2002English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy