Optimizing Large Multiphase Level-Clocked Circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - United States
doi 10.1109/43.784118
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Gate Leakage Reduction by Clocked Power Supply of Adiabatic Logic Circuits

Advances in Radio Science
2005English

Optimizing a Community-Engaged Multi-Level Group Intervention to Reduce Substance Use: An Application of the Multiphase Optimization Strategy

Trials
MedicinePharmacology
2018English

Delay and Power Macro-Models for Optimizing ECL Circuits.

English

Optimizing CMOS Circuits for Low Power Using Transistor Reordering

English

Switching Control in DC-DC Converter Circuits: Optimizing Tracking-Energy Tradeoffs

IFAC Proceedings Volumes
2012English

Optimizing Cash Management for Large Scale Bank Operations

International Journal of Operations Research and Information Systems
2010English

Towards Self-Clocked Gated OCDMA Receiver

Journal of the European Optical Society
OpticsAtomicMolecular Physics,
2013English

Multiple Motion and Occlusion Segmentation With a Multiphase Level Set Method

2004English

Lymphocytic Division Clocked Up by Myc

Immunology and Cell Biology
AllergyImmunologyCell Biology
2016English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy