Gate Leakage Reduction by Clocked Power Supply of Adiabatic Logic Circuits

Advances in Radio Science
doi 10.5194/ars-3-281-2005
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Copernicus GmbH

Related search

A Gate-Level Leakage Power Reduction Method for Ultra-Low-Power CMOS Circuits

English

Adiabatic Logic Circuits for Low Power VLSI Applications

International Journal of Science and Research (IJSR)
2016English

Cascadable Adiabatic Logic Circuits for Low-Power Applications

IET Circuits, Devices and Systems
ControlSystems EngineeringElectricalElectronic Engineering
2008English

Design Techniques for Gate-Leakage Reduction in CMOS Circuits

English

Design of Low Power Barrel Shifter and Rotator Using Two Phase Clocked Adiabatic Static Cmos Logic

International Journal of Research in Engineering and Technology
2014English

Performance Comparison of Digital Circuits Using Subthreshold Leakage Power Reduction Techniques

Journal of Engineering Research
Engineering
2017English

Solving the Ternary QCA Logic Gate Problem by Means of Adiabatic Switching

2007English

Leakage Power Reduction by Using Sleep Switches in Domino Logic Circuit Design in DSM Technology

International Journal of Computer Applications
2016English

Performance Limits of Nanoelectromechanical Switches (NEMS)-Based Adiabatic Logic Circuits

Journal of Low Power Electronics and Applications
Electronic EngineeringElectrical
2013English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy