Amanote Research
Register
Sign In
On Minimization of Peak Power for Scan Circuit During Test
doi 10.1109/ets.2009.36
Full Text
Open PDF
Abstract
Available in
full text
Date
May 1, 2009
Authors
Jaynarayan T. Tudu
Erik Larsson
Virendra Singh
Vishwani D. Agrawal
Publisher
IEEE
Related search
Flip-Flop Chaining Architecture for Power-Efficient Scan During Test Application
Dp-Fill: A Dynamic Programming Approach to X-Filling for Minimizing Peak Test Power in Scan Tests
A Novel Scan Architecture for Power-Efficient, Rapid Test
IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
Computer Science Applications
Computer Graphics
Computer-Aided Design
Software
On the Power for Linkage Detection Using a Test Based on Scan Statistics
Biostatistics
Medicine
Uncertainty
Statistics
Probability
Peak Capture Power Reduction for Compact Test Sets Using Opt-Justification-Fill
Power Reduction in Test-Per-Scan BIST With Supply Gating and Efficient Scan Partitioning
On Power Minimization for Non-Orthogonal Multiple Access (NOMA)
IEEE Communications Letters
Electronic Engineering
Simulation
Computer Science Applications
Electrical
Modeling
Optimal Loading for Peak Power Output During the Hang Power Clean in Professional Rugby Players
International Journal of Sports Physiology and Performance
Sports Medicine
Physical Therapy
Sports Science
Orthopedics
Sports Therapy
Rehabilitation
Early Peak of Hydrogen During Lactose Breath Test Predicts Intestinal Motility
Open Journal of Gastroenterology
