On Minimization of Peak Power for Scan Circuit During Test

doi 10.1109/ets.2009.36
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy