Layered Protocol Wrappers for Internet Packet Processing in Reconfigurable Hardware

doi 10.1109/his.2001.946699
Full Text
Abstract

Available in full text

Date

Unknown

Authors
Publisher

IEEE Comput. Soc

Related search

Efficient Event Processing Through Reconfigurable Hardware for Algorithmic Trading

Proceedings of the VLDB Endowment
Computer Science
2010English

Line-Rate Packet Processing in Hardware: The Evolution Towards 400 Gbit/S

2015English

Exploiting Reconfigurable Hardware for Network Security

English

Hardware Synthesis for Reconfigurable Heterogeneous Pipelined Accelerators

2008English

Reconfigurable Hardware Architecture for Network Intrusion Detection System

American Journal of Applied Sciences
Multidisciplinary
2012English

Hardware Efficient Reconfigurable Arithmetic Unit

2012English

A Protocol for Packet Network Intercommunication

1974English

Threats and Challenges in Reconfigurable Hardware Security

2008English

XOR-FREE Implementation of Convolutional Encoder for Reconfigurable Hardware

International Journal of Reconfigurable Computing
HardwareArchitecture
2016English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy