Efficient Event Processing Through Reconfigurable Hardware for Algorithmic Trading

Proceedings of the VLDB Endowment - United States
doi 10.14778/1920841.1921029
Full Text
Abstract

Available in full text

Date
Authors
Publisher

VLDB Endowment

Related search

Hardware Efficient Reconfigurable Arithmetic Unit

2012English

Layered Protocol Wrappers for Internet Packet Processing in Reconfigurable Hardware

English

Exploiting Reconfigurable Hardware for Network Security

English

Algorithmic Aspects of Bandwidth Trading

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2003English

Hardware Synthesis for Reconfigurable Heterogeneous Pipelined Accelerators

2008English

Reconfigurable Hardware Architecture for Network Intrusion Detection System

American Journal of Applied Sciences
Multidisciplinary
2012English

XOR-FREE Implementation of Convolutional Encoder for Reconfigurable Hardware

International Journal of Reconfigurable Computing
HardwareArchitecture
2016English

Customized Kernel Execution on Reconfigurable Hardware for Embedded Applications

Microprocessors and Microsystems
Computer NetworksHardwareCommunicationsArchitectureArtificial IntelligenceSoftware
2009English

Hardware Architectures for Image Processing Acceleration

2009English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy